Floating Point Arithmetic Unit Using Verilog

← Back to document page

Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 8 (2013), pp. 1013-1018 Research India Publications Floating Point Arithmetic Unit Using Verilog Lalita Gangwar1 and Rajan Chaudhary2 1,2Department of Electronics and Communication, Future Institute of Engineering and Technology Bareilly, India. Abstract This research paper presents techniques for solving the Arithmetic problems related to number systems. In this work a Floating - Point Arithmetic unit, including following functions: addition, subtraction, multiplication, division, square root and conversion of integer to Floating - Point and conversion of Floating - Point to integer, is designed. Further it is shown how these functions can be implemented, and how these functions can be verified. Here in this research paper it is tried to redesign the Floating - Point unit.

2.1 Modelsim – Altera 6.4a In this paper used the Modelsim – Altera 6.4a to implement and simulate the logic of floating-point arithmetic unit. The tool can be used to prepare a source file, edit and compile it, and simulate the compiled version. • Editing and Compilation. • …

  Modelsim