Understanding Verilog Blocking and Nonblocking …

← Back to document page

Understanding Verilog BlockingUnderstanding Verilog Blockingand Nonand Non-- Blocking Assignmentsblocking AssignmentsInternational CadenceInternational CadenceUser Group ConferenceUser Group ConferenceSeptember 11, 1996September 11, 1996presented bypresented byStuart SutherlandStuart SutherlandSutherland HDL ConsultingSutherland HDL ConsultingAbout the PresenterAbout the PresenterStuart Sutherland has over 8 years of experience using Verilog wStuart Sutherland has over 8 years of experience using Verilog with a variety of software tools. He ith a variety of software tools. He holds a BS degree in Computer Science, with an emphasis on Electholds a BS degree in Computer Science, with an emphasis on Electronic Engineering, and has ronic Engineering, and has worked as a design engineer in the defense industry, and as an Aworked as a design engineer in the defense industry, and as an Applications Engineer for Gateway pplications Engineer for Gateway Design Automation (the originator of Verilog ) and Cadence DesignDesign Automation (the originator of Verilog ) and Cadence DesignSystems.

Understanding Verilog Blocking and Non-blocking Assignments International Cadence User Group Conference September 11, 1996 presented by Stuart Sutherland

  Understanding, 1996, Blocking, Verilog, Understanding verilog blocking and