Transcription of 10GBASE-KR FEC Tutorial - IEEE 802
{{id}} {{{paragraph}}}
Example: dental hygienist
10GBASE-KR FEC Tutorial - IEEE 802
10 GBASE-KR FEC Tutorial Andre Szczepanek (TI). Ilango Ganga (Intel). Cathy Liu (LSI logic). Magesh Valliappan (Broadcom). IEEE802 Plenary July 2006 10 GBASE-KR FEC Tutorial 1. Acknowledgements Jim Hamstra (Flextronics). Winston Mok (PMC Sierra). For the OIF CEI-P FEC, & work on DFE error propagation Andrey Belogolovy (Intel). Andrey Ovchinnikov (Intel). For Code selection and simulation Luke Chang (Intel). Fulvio Spagna (Intel). Joe Caroselli (LSI Logic). For TF contributions IEEE802 Plenary July 2006 10 GBASE-KR FEC Tutorial 2. Agenda Introduction FEC requirements & code selection DFE Error propagation Simulated Performance of the FEC. Ease of Implementation Conclusion IEEE802 Plenary July 2006 10 GBASE-KR FEC Tutorial 3. Introduction What is the 10 GBASE-KR FEC ? An optional sub-layer of (Backplane Ethernet). A generic sublayer to the 10 GBASE-R PCS. Could be used by other clauses But only 10 GBASE-KR has the AN support to enable it Transports 10 GBASE-R 64b/66b codewords in FEC protected blocks Within the same data-rate A lightweight FEC, with limited coding gain, that is simple to implement Targeted at single burst error correction IEEE802 Plenary July 2006 10 GBASE-KR FEC Tutorial 4.
IEEE802 Plenary July 2006 10GBASE-KR FEC tutorial 13 FEC block format Payload words carry the 10GBASE-R scrambled payload words Tn = Transcode bit carries the state of the 10GBASE-R sync bits for the associated payload word Sync bits are compressed to аsingle bit then scrambled to ensure DC balance 64b/66b sync bits are either 10 or 01 hence can be reconstructed from the T bit
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: