PDF4PRO ⚡AMP

Modern search engine that looking for books and documents around the web

Example: dental hygienist

2 CPU Architecture: Fetch-Execute Cycle - uni …

212 CPU architecture : Fetch-Execute CPU, Main memory, I/O unitsAny modern digitcal computer can be described as having only three majorfunctional hardware units:(For now, we will ignoresecondary memory, like hard disk drives.)22PC motherboard (Intel Pentium)23 BusThe functional units are interconnected to enable data transport ( ,writeCPU registerdatacontent to a certainaddressin memory) The unit unit interconnections are referred to as abusses Bus: a bundle of conductors (wires/tracks) layed out on themotherboard(bus width= number of conductors in bundle) Data and addresses are communicated on separatedataandaddressbusses( , Intel 8086 used shared data/address bus) ExamplesCPUA ddress bus widthData bus widthIntel Pentium IV3264 Intel Itanium446424 Bus Bus types:1 data bus(move data)2 address bus(select address in memory, select port in I/O unit)3 control bus(synchronize units, request action from unit, unit state) The busses provide an infrastructure that issharedby all units.

21 2 CPU Architecture: Fetch-Execute Cycle 2.1 CPU, Main memory, I/O units Any modern digitcal computer can be described as having only three major

Loading..

Tags:

  Architecture, Cycle, Execute, 2 cpu architecture, Fetch execute cycle, Fetch

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Spam in document Broken preview Other abuse

Transcription of 2 CPU Architecture: Fetch-Execute Cycle - uni …

Related search queries