Transcription of 64-Pin, Low-Power, High-Performance Microcontrollers with ...
{{id}} {{{paragraph}}}
PIC18(L)F67K40 64-Pin, Low-Power, High-Performance Microcontrollerswith XLP TechnologyDescriptionThese PIC18(L)F67K40 Microcontrollers feature Analog, Core Independent Peripherals andCommunication Peripherals, combined with eXtreme Low-Power (XLP) technology for a wide range ofgeneral purpose and low-power applications. These 64-pin devices are equipped with a 10-bit ADC withComputation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced touchsensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They alsooffer a set of Core Independent Peripherals such as Complementary Waveform Generator (CWG),Windowed Watchdog Timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-CrossDetect (ZCD) and Peripheral Pin Select (PPS), providing for increased design flexibility and lower Features C Compiler Optimized RISC Architecture Operating Speed: DC 64 MHz clock input over the full VDD range ns minimum instruction cycle Programmable 2-Level Interrupt P
– Variable window size selection – All sources configurable in hardware or software Memory • 128k bytes Program Flash Memory • 3562 Bytes Data SRAM Memory ... A/D DAC Comparator Timers CCP and PWM CWG ZCD SMT Clock Reference (CLKR) InterruptEUSART DSM MSSP Basic RA0 24 ANA0 — C1IN4-
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}