Transcription of AHB Testbench User's Guide - Pulse Logic
{{id}} {{{paragraph}}}
Example: air traffic controller
AHB Testbench User's Guide - Pulse Logic
Verilog AHB TestbenchUser's GuideDocument version: date: March 2010 Pulse : Logic and Electronic SystemsDesign Company Verilog AHB TestbenchTable of Contents1. AHB Bus Testbench Introduction ..32. How To Use This How To Download The Testbench Limitations Of AHB AHBM aster AHBS lave AHBS laveDummy AHBD ecoder AHBA rbiter Module ..1210. AHBM asterToSlave AHBS laveToMaster AHBM asterToArbiter Logic Page: 2 Verilog AHB Testbench1. AHB Bus Testbench Introduction The AHB bus Testbench is written in Verilog-2001 HDL language. All sub modules of the testbenchexcept AHBM aster are synthesizable and can be used for testing and also can be implemented totarget FPGA or ASIC devices.
Verilog AHB Testbench 2. How To Use This Testbench The figure above shows an example of AHB bus system. The system consists of two AHB masters and two AHB slaves.
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: