1. General description - nxp.com

1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical

  General, Descriptions, General description, General description nxp

P82B96 Dual bidirectional bus buffer - nxp.com

1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface

AN10441 Level shifting techniques in I2C-bus design

Document information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with

  Notes, Applications, Levels, Technique, Shifting, Application note, An10441 level shifting techniques in, An10441

AN3234: Washing Machine Three-Phase AC …

Washing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...

  Machine, Washing, Washing machine

PCA9570 Remote 4-bit general purpose outputs for 1 MHz …

1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile

  General, Purpose, Remote, Output, General purpose, Pca9570 remote 4 bit general purpose outputs for, Pca9570

S32K144 EVB Quick Start Guide - NXP Semiconductors

J14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the

Three-Phase BLDC Motor Sensorless Control Using …

This document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.

  Phases, Using, Control, Motor, Three, Sensorless, Brushless, Brushless dc, Three phase brushless dc, Motor sensorless control using

AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com

AN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit

  433 mhz, 433mhz

DSP56156 16-Bit Digital Signal Processor - nxp.com

The DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-

  Processor, Processing, Signal, Digital, Digital signal processing, Digital signal processor

SAA7706H Car radio Digital Signal Processor (DSP)

Car radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

  Processor, Radio, Signal, Digital, Car radio digital signal processor

High Performance, 3.2 GHz, 14-Output Fanout Buffer Data ...

The HMC7043 is a high performance clock buffer for the distribution of ultralow phase noise references for high speed data converters with either parallel or serial (JESD204B type) interfaces. ... unit/divider, deterministically, and then restarting the output dividers with this new phase. The HMC7043 is offered in a 48-lead, 7 mm × 7 mm LFCSP ...

  Performance, High, Clock, Buffer, High performance, Divider, High performance clock buffer

Si5338 Reference Manual -- Configuring the Si5338 without ...

a. The highest performance frequency refers to the clock output where jitter must have the lowest value. The procedure assumes that an integer divider from the VCO will produce the best performance. 4. Collect divider ratios that yield an integer ratio for the highest performance MultiSynth output. Iterate over all

  Performance, Clock, Divider

8/10/12-Bit Voltage Output Digital-to-Analog Converter ...

The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as ... Buffer 2010 Microchip Technology Inc. DS22248A-page 3 ... Clock High Time tHI 15 — — ns Note 1

  Performance, High, Clock, Buffer, Clock high

JESD204B Clock Generator with 14 LVDS/HSTL Outputs Data ...

High performance wireless transceivers LTE and multicarrier GSM base stations Wireless and broadband infrastructure Medical instrumentation Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs; supports JESD204B Low jitter, low phase noise clock distribution ATE and high performance instrumentation FUNCTIONAL BLOCK DIAGRAM PLL1 REFA REFB …

  Performance, High, Clock, High performance

NI PXIe/PCIe-6535/6536/6537 and NI PCIe …

Sample clock sources 1. On Board Clock (Sample Clock Timebase with divider) 2. PFI <4..5> 3. PXI_TRIG7 (PXI backplane)† RTSI 7 (RTSI bus))‡ 4. PXI_STAR (PXI backplane)† 5. PXIe_DSTARA (PXI backplane)† Refer to the Clocking diagram in the NI 6535/6536/6537 and NI 6535B/6536B/6537B Help for an illustration of the various clock and ...

  Clock, Divider

XA Artix-7 FPGAs Data Sheet: Overview (DS197)

the chip wide. XA Artix-7 FPGAs have between six and eight regions. There are four regional clock tracks in every region. Each regional clock buffer can be driven from any of four clock-capable input pins, and its frequency can optionally be divided by …

  Clock, Buffer, Clock buffer

MCP4902/4912/4922 Data Sheet - Microchip Technology

• Digitally-Controlled Multiplier/Divider • Calibration of Optical Communication Devices Related Products(1) Description The MCP4902/4912/4922 devices are dual 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with

  2419, Divider, Mcp4902 4912 4922, Mcp4902, 4922

Cyclic redundancy check - CRC - MIT

The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register tPD PLUS (output) register tSETUP. The LATENCY of a K-pipeline is K times the period of the clock common to all registers. The THROUGHPUT of a K-pipeline is the frequency of the clock. 6.111 Fall 2017 Lecture 9 16

  Check, Clock, Cyclic, Redundancy, Cyclic redundancy check crc