Transcription of AXI4-Stream FIFO v4 - Xilinx
{{id}} {{{paragraph}}}
Example: marketing
AXI4-Stream FIFO v4 - Xilinx
AXI4-Stream fifo IP Product GuideVivado Design SuitePG080 April 6, 2016 AXI4-Stream fifo April 6, 2016 Table of ContentsIP FactsChapter 1: OverviewApplications .. 6 Unsupported Features .. 6 Licensing and Ordering Information .. 6 Chapter 2: Product SpecificationStandards .. 7 Performance .. 7 Resource Utilization .. 9 Port Descriptions .. 9 Register Space .. 19 Chapter 3: Designing with the CoreGeneral Design Guidelines .. 33 Clocking.. 34 Resets .. 34 Protocol Description .. 34 Programing Sequence .. 36 Chapter 4: Design Flow StepsCustomizing and Generating the Core .. 42 Constraining the Core .. 46 Simulation .. 46 Synthesis and Implementation .. 46 Appendix A: Verification, Compliance, and InteroperabilitySimulation .. 47 Hardware Testing .. 47 Appendix B: DebuggingFinding Help on.
data and strobes are available: • 1 = Write data and strobes available. • 0 = Write data and strobes not available. s_axi_wready OUT 1 0 Write Ready: Indicates that the slave can accept the write data: • 1 =. rdyeaeva Sl • 0 = Slave not ready. Table 2-3:
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: