Transcription of DP PHY layer Testing Challenges Agilent
{{id}} {{{paragraph}}}
Example: confidence
DP PHY layer Testing Challenges Agilent
Display Port Physical layer Testing Challenges ) Agilent Technologies Testing Overview Jim Choate Presentation Topics Display Technologies Overview Testing DisplayPort (TX focus) DisplayPort Compliance Testing and Program Agilent DisplayPort solutions Overview: DisplayPort Technology Standard DisplayPort eDP iDP MYDP MYDP Type Lanes Bit Rate Version Status Box-to-Box 1, 2, or 4 , , early Silicon One Unit (laptops, games) 1, 2, or 4 , , Newly Proposed CTS LVDS replacement internal 4 or 8 or Test Guideline Portable-to-TV 1 , , d2 Silicon November Consumer Electronics Portables Computing iDP GPU TCon DP Technology: Main Link Lanes Silicon structures: Structure leveraged from PCI Express Implementable on sub 65nm process Termination Voltage must be <2volts (internal to IC) Receiver PLL BW=10 MHz effective.
Display Port Physical Layer Testing Challenges) Agilent Technologies Testing Overview Jim Choate
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: