Transcription of Dual D-type flip-flop with set and reset; positive edge ...
{{id}} {{{paragraph}}}
Example: bankruptcy
Dual D-type flip-flop with set and reset; positive edge ...
74HC74; 74 HCT74 dual D-type flip-flop with set and reset; positive edge-triggerRev. 7 13 September 2021 Product data sheet1. General descriptionThe 74HC74 and 74 HCT74 are dual positive edge triggered D-type flip-flop . They have individualdata (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ at the nD-input, that meets the set-up and hold time requirements on the LOW-to- high clocktransition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clockinput, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clampdiodes that enable the use of current limiting resistors to interface inputs to voltages in excess Features and benefits Wide supply voltage range from to V CMOS low power dissipation high noise immunity Input levels: For 74HC74: CMOS level For 74 HCT74: TTL level Symmetrical output impedance high noise immunity Bala
Dual D-type flip-flop with set and reset; positive edge-trigger Rev. 7 — 13 September 2021 Product data sheet 1. General description ... H = HIGH voltage level; L = LOW voltage level; X = don’t care. Input Output nSD nRD nCP nD nQ nQ L H X …
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: