Transcription of EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS
{{id}} {{{paragraph}}}
EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS purpose Logic gates are classified not only by their logical functions, but also by their logical families. In any implementation of a digital system, an understanding of a logic element's physical capabilities and limitations, determined by its logic family, are critical to proper operation. The purpose of this EXPERIMENT is to provide an understanding of some of the CHARACTERISTICS of the transistor - transistor logic (TTL) family and Complementary Metal Oxide Semiconductor logic (CMOS) family. TTL FAMILY The logic family refers to the general physical realization of a logical element, such as the TTL, emitter-coupled logic (ECL), or complementary metal-oxide semiconductor (CMOS) logic families.
purpose of this experiment is to provide an understanding of some of the characteristics of the transistor-transistor logic (TTL) family and Complementary Metal Oxide Semiconductor logic (CMOS) family. TTL FAMILY The logic family refers to the general physical realization of a logical element, such as the TTL,
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}