Transcription of MCP3911 - 3.3V Two-Channel Analog Front End
{{id}} {{{paragraph}}}
Example: bachelor of science
MCP3911 - 3.3V Two-Channel Analog Front End
MCP3911 . Two-Channel Analog Front End Features Description Two Synchronous Sampling 16/24-bit Resolution The MCP3911 is a to dual channel Analog Delta-Sigma A/D Converters Front End (AFE) containing two synchronous sampling dB SINAD, dBc Total Harmonic Delta-Sigma Analog -to-Digital Converters (ADC), two Distortion (THD) (up to 35th harmonic), 111 dB PGAs, phase delay compensation block, low-drift SFDR for Each channel internal voltage reference, modulator output block, Digital Offset and Gain Error Calibration registers and AVDD, DVDD. high-speed 20 MHz SPI compatible serial interface. Programmable Data Rate Up to 125 ksps: The MCP3911 ADCs are fully configurable with - 4 MHz Maximum Sampling Frequency features, such as: 16/24-bit resolution, Oversampling Oversampling Ratio Up to 4096 Ratio (OSR) from 32 to 4096, gain from 1x to 32x, Ultra Low-Power Shutdown Mode with <2 A independent shutdown and Reset, dithering and auto- -122 dB Crosstalk Between the Two Channels zeroing.
May 14, 2019 · Phase Shifter PHASE[11:0] MOD[7:0] REFIN/OUT REFIN-AV DD A GND D GND DV MOD[3:0] POR AV DD Monitoring Modulator REF-V REF+ Voltage VREFEXT Reference V REF + – POR DV DD Monitoring SDO SDI SCK Xtal Oscillator MCLK OSC1 OSC2 DR RESET Digital SPI Interface Clock Generation Modulator Output Block MDAT1 MDAT0 DMCLK …
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: