Transcription of 三菱シーケンサ（MELSEC-AnS/QnASシリーズ）
{{id}} {{{paragraph}}}
Example: air traffic controller
三菱シーケンサ（MELSEC-AnS/QnASシリーズ）
MELSEC-AnS/QnAS MELSEC-AnS/QnAS MELSEC-AnS/QnAS MELSEC-AnS/QnAS CPU CPU CPU CPU A2 SHCPUA2 SHCPUA2 SHCPUA2 SHCPU : 512 : 2048 : 14k (LD ): s RAM : 64k 68,250 A1 SHCPUA1 SHCPUA1 SHCPUA1 SHCPU : 256 : 2048 : 8k (LD ): s RAM : 64k 52,500 A2 USHCPU-S1A2 USHCPU-S1A2 USHCPU-S1A2 USHCPU-S1 : 1024 : 8192 : 30k (LD ): s RAM : 256k 126,000 A2 USCPUA2 USCPUA2 USCPUA2 USCPU : 512 : 8192 : 14k (LD ): s RAM : 64k 105,000 A1 SJHCPUA1 SJHCPUA1 SJHCPUA1 SJHCPU : 256 : 2048 : 8k (LD ): s RAM : 64k 5 ,AC100 240V /DC5V3A 48,300 Q2 ASHCPU-S1Q2 ASHCPU-S1Q2 ASHCPU-S1Q2 ASHCPU-S1 : 1024 : 8192 : 60k (LD ): s273,000 A1 SCPUC24-R2A1 SCPUC24-R2A1 SCPUC24-R2A1 SCPUC24-R2 : 256 : 256 : 8k (LD ): s RAM : 32k 105,000 Q2 ASCPU-S1Q2 ASCPU-S1Q2 ASCPU-S1Q2 ASCPU-S1 : 1024 : 8192 : 60k (LD ): s168,000 Q2 ASHCPUQ2 ASHCPUQ2 ASHCPUQ2 ASHCPU : 512 : 8192 : 2
6 = `'9 < ; <h/ defg h+ i2Cjk6 i2C i2C 6 vw=`'9 < ;xyyfz{=c ) h/ defg h+ i2Cj k6 i2CO CDr PQ oP\| D5}~ }~ oP P}~ nCiqDr
Loading..
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: