Transcription of NVIDIA CUDA Programming Guide
{{id}} {{{paragraph}}}
Version 4/16/2012 NVIDIA cuda NVIDIA cuda C Programming Guide ii cuda C Programming Guide Version Changes from Version Updated Chapter 4, Chapter 5, and Appendix F to include information on devices of compute capability Replaced each reference to processor core with multiprocessor in Section Replaced Table A-1 by a reference to Added new Section on the warp shuffle functions. cuda C Programming Guide Version iii Table of Contents Chapter 1. Introduction .. 1 From Graphics Processing to General-Purpose Parallel Computing .. 1 cuda : a General-Purpose Parallel Computing Architecture .. 3 A Scalable Programming Model .. 4 Document s Structure .. 6 Chapter 2. Programming Model .. 7 Kernels .. 7 Thread Hierarchy .. 8 Memory Hierarchy .. 10 Heterogeneous Programming .. 11 Compute Capability .. 14 Chapter 3. Programming Interface .. 15 Compilation with NVCC .. 15 Compilation Workflow .. 16 Offline Compilation .. 16 Just-in-Time Compilation.
vi CUDA C Programming Guide Version 4.2 B.3.1 char1, uchar1, char2, uchar2, char3, uchar3, char4, uchar4, short1, ushort1, short2, ushort2, short3, ushort3, short4 ...
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}