Transcription of Optimal SelectIO Interface VREF Generation Circuits …
{{id}} {{{paragraph}}}
Example: dental hygienist
Optimal SelectIO Interface VREF Generation Circuits …
XAPP1087 ( ) April 24, 1 Copyright 2013 xilinx , Inc. xilinx , the xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of xilinx in the United States and other countries. All other trademarks are the property of their respective variety of PCB SelectIO Interface VREF Generation Circuits are used in FPGA design. Sometimes, large amounts of noise (200 400 mV) can be found on VREF pins even with a PCB VREF Generation circuit that has been successful in previous designs. The presence of large amounts of VREF noise can lead to loss of design margin with high performance SelectIO interfaces, such as wide DDR3 memory interfaces.
VREF Noise Root Cause XAPP1087 (v1.0) April 24, 2013 www.xilinx.com 2 undesirable characteristic for VREF applications in which the VREF output is intended to track VCCO changes. In addition to degrading performance due to lack of tracking, a …
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: