Optimizing FPGA-based Accelerator Design for Deep ...

Optimizing FPGA-based Accelerator Design for DeepConvolutional Neural NetworksChen Cong2,3,1, for Energy-Efficient Computing and Applications, Peking University, China2 Computer Science Department, University of California, Los Angeles, USA3 PKU/UCLA Joint Research Institute in Science and EngineeringABSTRACTC onvolutional neural network (CNN) has been widely em-ployed for image recognition because it can achieve high ac-curacy by emulating behavior of optic nerves in living crea-tures. Recently, rapid growth of modern applications basedon deep learning algorithms has further improved researchand implementations. Especially, various accelerators fordeep CNN have been proposed based on FPGA platformbecause it has advantages of high performance, reconfigura-bility, and fast development round, etc. Although currentFPGA accelerators have demonstrated better performanceover generic processors, the Accelerator Design space has notbeen well exploited.

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks Chen Zhang1 chen.ceca@pku.edu.cn Peng Li2 pengli@cs.ucla.edu Guangyu Sun1,3 gsun@pku.edu.cn Yijin Guan1 guanyijin@pku.edu.cn Bingjun Xiao2 xiao@cs.ucla.edu Jason Cong 2,3,1, cong@cs.ucla.edu 1Center for Energy-Efficient Computing and Applications, Peking …

Loading..

Tags:

  Based, Design, Optimizing, Deep, Fpgas, Accelerator, Optimizing fpga based accelerator design for deep

Information