Transcription of PCI Express* Board Design Guidelines
{{id}} {{{paragraph}}}
Example: air traffic controller
PCI Express* Board Design Guidelines
DRAFT *Other names and brands may be claimed as the property of others. PCI Express* Board Design Guidelines DRAFT Intel Corporation June 2003 PCI Express* Board Design Guidelines , DRAFT ii *Other names and brands may be claimed as the property of others. THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.
1. Physical Interconnect Layout Design 1.1 Introduction This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10-layer or more server baseboard designs. Guidelines and constraints in this document are intended
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: