Transcription of PCI Express* Board Design Guidelines
{{id}} {{{paragraph}}}
DRAFT *Other names and brands may be claimed as the property of others. PCI express * Board Design Guidelines DRAFT Intel Corporation June 2003 PCI express * Board Design Guidelines , DRAFT ii *Other names and brands may be claimed as the property of others.
The basic PCI Express topology consists of a driver or transmitter (TX) located on one device connected through a differential pair interconnect, consisting of a D+ and a D- signal, to a receiver (RX) on a second device. The PCI Express Card Electromechanical Specification uses
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}