Transcription of PIC16(L)F1703/7 Data Sheet - Microchip Technology
{{id}} {{{paragraph}}}
2013-2015 Microchip Technology 1 PIC16(L)F1703/7 Core Features C Compiler Optimized RISC Architecture Only 49 Instructions Operating Speed:-0-32 MHz- 125 ns minimum instruction cycle Interrupt Capability 16-Level Deep Hardware Stack Up to Two 8-Bit Timers One 16-bit Timer Power-on Reset (POR) Power-up Timer (PWRT) Low-Power Brown-out Reset (LPBOR) Programmable Watchdog Timer (WDT) up to 256s Programmable Code ProtectionMemory Two Kwords Flash Program Memory 256 Bytes Data SRAM Memory Direct, Indirect and Relative Addressing modes High-Endurance Flash Data Memory (HEF)- 128 bytes of nonvolatile data storage- 100k erase/write cyclesOperating Characteristics Operating Voltage Range:- to (PIC16LF1703/7)- to (PIC16F1703/7) Temperature Range:- Industrial: -40 C to 85 C- Extended: -40 C to 125 CDigital Peripherals Capture/Compare/PWM (CCP) module Serial Communications:- SPI, I2C Up to 18 I/O Pins and One Input Pin:- Individually programmable weak pull-ups- Slew rate control- Interrupt-on-change with edge-select Peripheral Pin Select (PPS):- Enables pin mapping of digital I/OeXtreme Low-Power (XLP) Features Sleep mode: 50 nA @ , typical Watchdog Timer: 500 nA @ , typical Operating Current
PIC16(L)F1703/7 DS40001722C-page 8 2013-2015 Microchip Technology Inc. TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the be st documentation possible to ensure successful use of your Micro chip
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}