Transcription of Simulating Verilog RTL using Synopsys VCS
{{id}} {{{paragraph}}}
Example: tourism industry
Simulating Verilog RTL using Synopsys VCS
Simulating Verilog RTL using Synopsys VCSCS250 Tutorial 4 (Version 091209a)September 12, 2010 Yunsup LeeIn this tutorial you will gain experience using Synopsys VCS to compile cycle-accurate executablesimulators from Verilog RTL. You will also learn how to use the Synopsys Waveform viewer totrace the various signals in your design. Figure 1 illustrates the basic VCS toolflow and RISC-Vtoolchain. For more information about the RISC-V toolchain consultTutorial 3: Build, Run, andWrite RISC-V takes a set of Verilog files as input and produces a simulator.
Sep 12, 2010 · vcs-quick-reference.pdf - VCS Quick Reference vcs dve-user-guide.pdf - Discovery Visual Environment User Guide vcs ucli-user-guide.pdf - Uni ed Command Line Interface User Guide ieee-std-1364-1995-verilog.pdf - Language speci cation for the original Verilog-1995 ieee-std-1364-2001-verilog.pdf - Language speci cation for Verilog-2001
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: