Transcription of Simulating Verilog RTL using Synopsys VCS
{{id}} {{{paragraph}}}
Example: marketing
Simulating Verilog RTL using Synopsys VCS
Simulating Verilog RTL using Synopsys VCSCS250 Tutorial 4 (Version 091209a)September 12, 2010 Yunsup LeeIn this tutorial you will gain experience using Synopsys VCS to compile cycle-accurate executablesimulators from Verilog RTL. You will also learn how to use the Synopsys Waveform viewer totrace the various signals in your design. Figure 1 illustrates the basic VCS toolflow and RISC-Vtoolchain. For more information about the RISC-V toolchain consultTutorial 3: Build, Run, andWrite RISC-V takes a set of Verilog files as input and produces a simulator. When you execute the simulatoryou need some way to observe your design so that you can measure its performance and verify that itis working correctly.
Sep 12, 2010 · Verilog allows a designer to specify how the abstract delay units in their design map into real time units using the ‘timescale compiler directive. To make it easy to change this parameter you will specify it on the command line instead of in the Verilog source. +vc+list -CC
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: