Transcription of Tips on Using Test Vectors for Atmel PLDs Application Note
{{id}} {{{paragraph}}}
1 Tips on Using Test Vectors for Atmel PLDsTest Vectors are a useful method for ver-ifying designs implemented inProgrammable Logic Devices (PLDs).Test Vectors allow the designer to verify,test and debug a PLD design for properfunctionality before it is used in the sys-tem. Most PLD development softwaretools and programmers offer test vectorcapabilities so that PLDs can be func-tionally simulated via software andtested during the programming Application note describes the useof test Vectors in the ABEL and CUPLHDLs (Hardware Description Lan-guages)(1). In addition, some pitfalls andprecautions on the usage of test vectorswill be discussed. When simulating yourdesign Using test- Vectors in the Atmel -ABEL or Atmel -CUPL development tool,it is important to note that the test vec-tors may not simulate the actual timingrequirements of your design.
1 Tips on Using Test Vectors for Atmel PLDs Test vectors are a useful method for ver-ifying designs implemented in Programmable Logic Devices (PLDs).
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}