Transcription of Tutorial on Digital Phase-Locked Loops - CppSim
{{id}} {{{paragraph}}}
Example: bankruptcy
Tutorial on Digital Phase-Locked Loops - CppSim
Tutorial onDigital Phase-Locked LoopsCICC 2009 Michael H. PerrottSeptember 2009 Copyright 2009 by Michael H. PerrottWhy Are Digital Phase-Locked Loops Interesting? Performance is important-Phase noise can limit wireless transceiver performance-Jitter can be a problem for Digital processors The standard analog PLL implementation is problematic in many applications-Analog building blocks on a mostly Digital chip pose design and verification challenges-The cost of implementation is becoming too high.
Adjust frequency in an LC oscillator by switching in a variable number of small capacitors-Most effective for CMOS processes of 0.13u and below Staszewski et. al., TCAS II, Nov 2003 Time-to-Digital ref(t) out(t) Digital Loop Filter DCO div(t) Divider Varactor Varactor Digital Control
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: