Transcription of UltraScale Architecture Clocking Resources User ... - Xilinx
{{id}} {{{paragraph}}}
UltraScale Architecture Clocking ResourcesUser Guide UG572 ( ) April 9, 2018 UltraScale Architecture Clocking Resources2UG572 ( ) April 9, HistoryThe following table shows the revision history for this VersionRevision04/09 2: Updated the BUFG_GT and BUFG_GT_SYNC 3: In Table 3-4, updated note 3: In Table 3-4, updated the description of BUF_IN for the COMPENSATION attribute on page 2: Updated the discussion on page 15. Added clarification to the BUFG_GT and BUFG_GT_SYNC 3: Updated the Dynamic Phase Shift Interface in the MMCM section. Added Table 3-6 and Table 3-8.
UltraScale Architecture Clocking Resources 5 UG572 (v1.7) April 9, 2018 www.xilinx.com Chapter1 Overview Introduction to UltraScale Architecture The Xilinx® UltraScale™ architecture is a revolutionary approach to creating programmable
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}