Transcription of Understanding High Speed ADC Testing and Evaluation
{{id}} {{{paragraph}}}
Example: air traffic controller
Understanding High Speed ADC Testing and Evaluation
AN-835 APPLICATION NOTEOne Technology Way P. O . Box 9106 Norwood, MA 02062-9106, Te l : Fax: Understanding High Speed ADC Testing and Evaluation by Alex Arrants, Brad Brannon and Rob Reeder Rev. B | Page 1 of 28 SCOPE This document describes both the characterization and production test methods used by the High Speed Converter Group of analog devices , Inc., to evaluate high Speed analog -to-digital converters (ADCs). While this application note should be considered a reference, it is not a substitute for a product data sheet. DYNAMIC TEST HARDWARE SETUP SNR, SINAD, worst spur, and IMD are tested using a hardware setup similar to that shown in Figure 1.
AN-835 Application Note Rev. B | Page 4 of 28 HSC-ADC-EVALC EVALUATION PLATFORM The high speed ADC FIFO evaluation kit (HSC_ADC_EVALC) includes a FPGA-based buffer memory board to capture blocks of digital data from Analog Devices high speed ADC evaluation boards, VisualAnalog®, and SPIController software. For more
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: