Example: dental hygienist
4 VERIFICATION PLAN - SystemVerilog

4 VERIFICATION PLAN - SystemVerilog

Back to document page

4.1 METHODOLOGIES 4.1.1 What is a Verification Plan A verification plan is a document that defines the following: 1. Tests or transactions applied to the design . These tests are used to verify the design functional correctness as specified in the requirement specification. This includes tests at the top-level of the design as well as

  Plan, Methodologies

Download 4 VERIFICATION PLAN - SystemVerilog


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries