Example: bankruptcy
4 VERIFICATION PLAN - SystemVerilog

4 VERIFICATION PLAN - SystemVerilog

Back to document page

Studies on engineering design efforts have shown that more engineering time is spent validating than writing an RTL description and synthesis. There is at least a 1:1 validation to design engineering task ratio (Figure 4.1.3), and in some cases more of a ratio. Because of this heavy verification effort, several EDA vendors

  Studies

Download 4 VERIFICATION PLAN - SystemVerilog


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries