I2C bus specifications - CERN
4 1.1 I2C Bus Topology The I2C Bus Topology for the PS and 2S is shown in Figure 1.The optical link communication ASIC; namely the lpGBT (low power GigaBit Transceiver) is equipped with two independent I2C master interfaces that realize two independent I2C busses. The lpGBT I2C master interface is the only master interface permitted to connect on
Download I2C bus specifications - CERN
Information
Domain:
Source:
Link to this page:
Related documents
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash ...
www.st.com• I2C interface up to 400 kbit/s Analog to digital converter (ADC) • 10-bit, ±1 LSB ADC with up to 5 multiplexed channels, scan mode and analog watchdog I/Os • Up to 28 I/Os on a 32-pin package including 21 high sink outputs • Highly robust I/O design, immune against current injection Unique ID • 96-bit unique key for each device 06Y 9
MCP794110/MCP79411/MCP79412 Battery-Backed I2C RTCC …
ww1.microchip.comTitle: MCP794110/MCP79411/MCP79412 Battery-Backed I2C RTCC with SRAM, EEPROM and Protected EEPROM Author: Microchip Technology Inc. Keywords: DS20002266J, MCP79410 ...
CAT24C256 - EEPROM Serial 256-Kb I2C
www.onsemi.comCAT24C256 www.onsemi.com 3 Table 5. A.C. TEST CONDITIONS Input Levels 0.2 x VCC to 0.8 x VCC Input Rise and Fall Times ≤ 50 ns Input Reference Levels 0.3 x VCC, 0.7 x VCC Output Reference Levels 0.5 x VCC Output Load Current Source: IL = 3 mA (VCC ≥ 2.5 V); IL = 1 mA (VCC < 2.5 V); CL = 100 pF Table 6.
INA219 Zerø-Drift, Bidirectional Current/Power Monitor ...
www.ti.comINA219 www.ti.com SBOS448G –AUGUST 2008–REVISED DECEMBER 2015 7.5 Electrical Characteristics: At TA = 25°C, VS = 3.3 V, VIN+ = 12V, VSHUNT = (VIN+ – VIN–) = 32 mV, PGA = /1, and BRNG(1) = 1, unless otherwise noted. INA219A INA219B PARAMETER TEST CONDITIONS UNIT MIN TYP MAX MIN TYP MAX INPUT PGA = /1 0 ±40 0 ±40 mV
Low-voltage translating 16-bit I2C-bus/SMBus I/O expander ...
www.nxp.comVDD(I2C-bus) provides the supply voltage for the interface at the master side (for example, a microcontroller) and the VDD(P) provides the supply for core circuits and Port P. The bidirectional voltage level translation in the PCAL6416A is provided through VDD(I2C-bus). VDD(I2C-bus) should be connected to the VDD of the external SCL/SDA lines ...
Reading and Programming I2C EEProms - I2C Chip
i2cchip.comReading and Programming I2C EEProms Introduction The programming and reading of I2C EEProms is one of the major uses of the I2C2PC and BL233. The revisedBL233C 1 (release 2017) adds dedicated I2C EEProm command K, whch makes the process much simpler.
SC16IS740/750/760 Single UART with I2C-bus/SPI interface ...
www.nxp.com1. General description The SC16IS740/750/760 is a slave I2C-bus/SPI interface to a single-channel high performance UART. It offers data rates up …
AT24C04C-AT24C08C-I2C Compatible Two Wire Serial …
ww1.microchip.comAT24C04C/AT24C08C I²C-Compatible (Two-Wire) Serial EEPROM 4‑Kbit (512 x 8), 8‑Kbit (1,024 x 8) Features • Low-Voltage Operation: – VCC = 1.7V to 5.5V • Internally Organized as 512 x 8 (4K) or 1,024 x 8 (8K)