Example: confidence
Lecture 21 Power Optimization (Part 2)

Lecture 21 Power Optimization (Part 2)

Back to document page

• Analyze and optimize power at module level and chip level ... – Registers’ internal clock buffering switches less often . Clock Gating Insertion • Local clock gating: 3 methods ... – Power-gate outputs that drive always-on blocks must not float

  Levels, Switches, Float

Download Lecture 21 Power Optimization (Part 2)


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries