← 13. Design Debugging Using the SignalTap II Logic Analyzer