← 4 VERIFICATION PLAN - SystemVerilog