← Asynchronous & Synchronous Reset Design …