← Design considerations for system-level ESD circuit protection