Floating-Point Design with Vivado HLS - Xilinx