← IEEE Standard for Verilog Hardware Description Language