← Modeling Jitter in PLL-based Frequency Synthesizers