← SECTION 6.1: DIGITAL-TO-ANALOG CONVERTER ARCHITECTURES