← Signed Arithmetic in Verilog 2001 – Opportunities …