← State Machines in VHDL