← Summary of Verilog Syntax