← SystemVerilog Assertions (SVA) Assertion can be used to ...