← Understanding Verilog Blocking and Nonblocking Assignments