← VERILOG 6: DECODER DESIGN EXAMPLES