Example: barber

Solution For High Speed Differential Interface

Found 5 free book(s)
XA Spartan-6 Automotive FPGA Family Overview

XA Spartan-6 Automotive FPGA Family Overview

www.xilinx.com

High performance 1.2V core voltage (LX and LXT FPGAs, -2 and -3 speed grades) † Multi-voltage, multi-standard SelectIO interface banks † Up to 1,080 Mb/s data transfer rate per differential I/O † Selectable output drive, up to 24 mA per pin † 3.3V to 1.2V I/O standards and protocols † Low-cost HSTL and SSTL memory interfaces

  High, Speed, Differential, Interface

ATmega16U4/ATmega32U4

ATmega16U4/ATmega32U4

ww1.microchip.com

modes and PWM, one more high-speed Timer/Counter with compare modes and PLL adjustable source, one USART (including CTS/RTS flow control signals), a byte oriented 2-wire Serial Interface, a 12-channels 10-bit ADC with optional differential input stage with programmable gain, an on-chip calibrated temperature sensor, a

  High, Speed, Differential, Interface, Atmega32u4

4.5 V to 20 V Input, 15 A, 25 A, 40 A microBuck DC/DC ...

4.5 V to 20 V Input, 15 A, 25 A, 40 A microBuck DC/DC ...

www.vishay.com

18 SALRT PMBus alert. Connect to external host interface if desired 19 SDA PMBus data. Connect to external host interface 20 SCL PMBus clock. Connect to external host interface 21 EN Enable pin. Active high 5 V logic level input 22 VDD Internal 5 V circuits supply voltage. VDD is a LDO output, connect a 1 μF decoupling capacitor to AGND

  High, Interface

Signal and Power Isolated CAN Transceiver with Integrated ...

Signal and Power Isolated CAN Transceiver with Integrated ...

www.analog.com

High speed data rates of up to 1 Mbps Unpowered nodes do not disturb the bus Connect 110 or more nodes on the bus Slope control for reduced EMI Thermal shutdown protection High common-mode transient immunity: >25 kV/μs Safety and regulatory approvals UL recognition 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A

  High, Speed, High speed

KSZ8041NL/RNL 10BASE-T/100BASE-TX Physical Layer ...

KSZ8041NL/RNL 10BASE-T/100BASE-TX Physical Layer ...

ww1.microchip.com

Management Interface (MII) Data I/O This pin requires an external 4.7-K pull-up resistor. 12 MDC I Management Interface (MII) Clock Input This pin is synchronous to the MDIO data interface. 13 RXD3 / PHYAD0 Ipu/O MII mode: Receive Data Output[3] (Note 2-2) Config mode: The pull-up/pull-down value is latched as PHY-ADDR[0] during power-up or reset.

  Interface

Similar queries