Example: biology
Tutorial Cadence Design Environment
Found 2 free book(s)Spectre Circuit Simulator Reference
eece.cu.edu.egThe Spectre circuit simulator is often run within the Cadence ® analog circuit design environment, under the Cadence® design framework II. To see how the Spectre circuit simulator is run under the analog circuit design environment, read the Cadence Analog Design Environment User Guide.
Lab 1: Schematic and Layout of a NAND gate
www.doe.carleton.caGet familiar with the Cadence Virtuoso environment. Draw a schematic of a simple NAND gate and simulate it. Draw layout of a NAND gate using cell library, then run a design rule check (DRC), extract, run a layout versus schematic (LVS) and simulate the extracted circuit. Compare the schematic and extracted simulations.