Example: marketing

2.5V/3.3V, 3.2 Gbps, Precision CML Dual-Channel ...

SY89297U. , Gbps, Precision CML. Dual-Channel Programmable Delay Features General Description Dual-Channel , Programmable Delay Line The SY89297U is a Gbps programmable, Serial Programming Interface (SDATA, SCLK, two- channel delay line. Each channel has a delay SLOAD) range from 2 ns to 7 ns (5 ns delta delay) in Guaranteed AC Performance over Temperature programmable increments as small as 5 ps. The delay and Voltage: step is extremely linear and monotonic over the entire programming range, with 15 ps INL over temperature - > GHz fMAX. and voltage. Programming Accuracy: The delay varies in discrete steps based on a serial - Linearity: 15 ps to +15 ps INL. control word provided by the 3-pin serial control - Monotonic: 5 ps to +25 ps (SDATA, SCLK, and SLOAD).

SY89297U DS20005835A-page 4 2018 Microchip Technology Inc. TABLE 1-2: CML OUTPUTS DC ELECTRICAL CHARACTERISTICS Electrical Characteristics: VCC = +2.5V +5% or +3.3V ±10%, RL = 100Ω across the outputs; TA = –40°C to +85°C, unless otherwise stated.

Tags:

  Precision, Dual, Channel

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Transcription of 2.5V/3.3V, 3.2 Gbps, Precision CML Dual-Channel ...

1 SY89297U. , Gbps, Precision CML. Dual-Channel Programmable Delay Features General Description Dual-Channel , Programmable Delay Line The SY89297U is a Gbps programmable, Serial Programming Interface (SDATA, SCLK, two- channel delay line. Each channel has a delay SLOAD) range from 2 ns to 7 ns (5 ns delta delay) in Guaranteed AC Performance over Temperature programmable increments as small as 5 ps. The delay and Voltage: step is extremely linear and monotonic over the entire programming range, with 15 ps INL over temperature - > GHz fMAX. and voltage. Programming Accuracy: The delay varies in discrete steps based on a serial - Linearity: 15 ps to +15 ps INL. control word provided by the 3-pin serial control - Monotonic: 5 ps to +25 ps (SDATA, SCLK, and SLOAD).

2 The control word for - Resolution: 5 ps Programming Increments each channel is 10-bits. Both channels are Low-Jitter Design: 1 psRMS Typical Random Jitter programmed through a common serial interface. For Programmable Delay Range: 5 ns Delay Range increased delay, multiple SY89297U delay lines can be cascaded together. Cascade Capability for Increased Delay Flexible Voltage Operation: The SY89297U provides two independent Gbps delay lines in an ultra-small 4 mm x 4 mm, 24-pin QFN. - VCC = 5% or 10%. package. For other delay line solutions, consider the Industrial Temperature Range: 40 C to +85 C SY89295U and SY89296U single- channel delay lines. Available in 24-Lead (4 mm x 4 mm) QFN Evaluation boards are available for all these parts.

3 Package Applications Package Type Clock De-Skewing SY89297U. Timing Adjustments 24-Lead 4x4 QFN (M). Aperture Centering SLOAD. SDATA. SOUT. SCLK. GND. VCC. System Calibration 24 23 22 21 20 19. Markets INA 1 18 QA. Automated Test Equipment /INA 2 17 /QA. Digital Radio and Video Broadcasting VTA 3 16 VCC. Closed Caption Encoders/Decoders VTB 4 15 VCC. Test and Measurement INB 5 14 QB. /INB 6 13 /QB. 7 8 9 10 11 12. /ENA. VREF-AC. GND. /ENB. GND. VCC. United States Patent No. RE44,134. 2018 Microchip Technology Inc. DS20005835A-page 1. SY89297U. Functional Block Diagram INA CML. 10 Bits QA. VTA 5ps/Step = 5ns /QA. /INA. /ENA. (TTL/CMOS). Serial Interface { SLOAD. SDATA. SCLK D9B. LATCH B.. D1B D0B D9A. LATCH A.}

4 D1A D0A SOUT. TTL. 20 Bits Open-Collector Resistor Pull-Up INB CML. QB. VTB 5ps/Step = 5ns /QB. 10 Bits /INB. /ENB. VREF-AC. DS20005835A-page 2 2018 Microchip Technology Inc. SY89297U. ELECTRICAL CHARACTERISTICS. Absolute Maximum Ratings . Supply Voltage (VCC) .. to + Input Voltage (VIN) .. to VCC. CML Output Voltage (VOUT) .. VCC to VCC + Current (Source or Sink Current on VT) .. 70 mA. Input Current (Source or Sink Current on IN, /IN) .. 35 mA. Current (VREF, Source or Sink Current on VREF-AC) (Note 1) .. mA. Operating Ratings . Supply Voltage (VCC for TA = 40 C to +85 C).. + to + Supply Voltage (VCC for TA = 40 C to +75 C).. + to + Notice: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

5 This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability. Notice: The device is not guaranteed to function outside its operating ratings. Note 1: Due to the limited drive capability, use for input of the same package only. TABLE 1-1: DC ELECTRICAL CHARACTERISTICS. Electrical Characteristics: TA = 40 C to +85 C, Channels A and B, unless noted. Note 1. Parameter Symbol Min. Typ. Max. Units Conditions TA = 40 C to +85 C. TA = 40 C to +75 C. Power Supply Voltage Range VCC V. TA = 40 C to +85 C, Airflow =.

6 500 lfpm Maximum VCC, Both Channels Power Supply Current ICC 195 250 mA. Combined, Output Load Included Input Resistance RIN 45 50 55 . (IN-to-VT, /IN-to-VT). Differential Input Resistance RDIFF_IN 90 100 110 . (IN-to-/IN). Input HIGH Voltage (IN, /IN) VIH VCC V . VIH . Input LOW Voltage (IN, /IN) VIL 0 V . Input Voltage Swing (IN, /IN) VIN V See Figure 5-1. Differential Input Voltage VDIFF_IN V See Figure 5-2. Swing (|IN - /IN|). VCC VCC VCC . Output Reference Voltage VREF-AC V . Voltage from Input to VT VT_IN V . Note 1: The circuit is designed to meet the DC specifications show in the table above after thermal equilibrium has been established. 2018 Microchip Technology Inc. DS20005835A-page 3. SY89297U.

7 TABLE 1-2: CML OUTPUTS DC ELECTRICAL CHARACTERISTICS. Electrical Characteristics: VCC = + +5% or + 10%, RL = 100 across the outputs; TA = 40 C to +85 C, unless otherwise stated. Note 1. Parameter Symbol Min. Typ. Max. Units Conditions VCC VCC . Output HIGH Voltage VOH VCC V RL = 50 to VCC. Output Voltage Swing VOUT 325 400 mV See Figure 5-1. Differential Output Voltage VDIFF_OUT 650 800 mV See Figure 5-2. Swing Output Source Impedance ROUT 45 50 55 . Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. TABLE 1-3: LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS. Electrical Characteristics: VCC = 5% or 10%; TA = 40 C to +85 C; unless otherwise stated.

8 Note 1. Parameter Symbol Min. Typ. Max. Units Conditions Input High Voltage VIH V . Input Low Voltage VIL V . Input High Current IIH 150 A VIH = VCC. Input Low Current IIL 50 A VIL = Output LOW Voltage V SOUT Pin; IOL = 1 mA. VOL. Output High Leakage Current 100 A SOUT = VCC. Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. DS20005835A-page 4 2018 Microchip Technology Inc. SY89297U. TABLE 1-4: AC ELECTRICAL CHARACTERISTICS. Electrical Characteristics: TA = 40 C to +85 C, Channels A and B, unless otherwise stated. Note 1. Parameter Symbol Min. Typ. Max. Units Conditions Maximum Operating GHz Clock: VOUT Swing >200 mVpk fMAX.

9 Frequency Gbps NRZ Data 1000 2000 IN to Q; D[0-9] = 0. 5500 7500 IN to Q; D[0-9] = 1023. Propagation Delay tpd 1000 2500 ps /EN to Q: D[0-9] = 0; VTH = VCC/2. SDATA to SOUT (D0-D9 = Low), 2000 4500. No load Programmable Range tRANGE 4150 5115 ps tpd(MAX) tpd(MIN). 5 D0 High 10 D1 High 20 D2 High 40 D3 High 80 D4 High 160 D5 High Step Delay t ps 320 D6 High 640 D7 High 1280 D8 High 2560 D9 High 5115 D0-D9 High 5 25 Monotonic Integral Non-Linearity INL 15 15 ps Note 2. 400 SDATA to SCLK. Set-Up Time tS 400 ps SCLK to SLOAD, Note 3. 300 /EN to IN, Note 4. 300 SLOAD to SCLK, Note 5. Hold Time tH 100 ps IN to /EN, Note 6. 200 SCLK to SDATA. 2018 Microchip Technology Inc. DS20005835A-page 5. SY89297U. TABLE 1-4: AC ELECTRICAL CHARACTERISTICS (CONTINUED).

10 Electrical Characteristics: TA = 40 C to +85 C, Channels A and B, unless otherwise stated. Note 1. Parameter Symbol Min. Typ. Max. Units Conditions Pulse Width tPW 1000 ps SLOAD. Release Time tR 800 ps /EN to IN, Note 7. Cycle-to-Cycle Jitter 2 psRMS Note 8. Total Jitter tJITTER 20 psPP Note 9. Random Jitter 2 psRMS Note 10. Output Rise/Fall Time tr/tf 30 55 80 ps 20% to 80% (Q). Duty Cycle 45 55 % Input frequency = GHz Note 1: High frequency AC electricals are guaranteed by design and characterization. 2: INL (Integral Non-Linearity) is defined from its corresponding point on the ideal delay versus D[9:0] curve as the deviation from its ideal delay. The maximum difference is the INL. Theoretical Ideal Linearity (TIL) =.


Related search queries