Example: bankruptcy

2-Port USB 3.0 Hub Reference Design - TI.com

VTI HubReferenceDesignTI DesignsDesignFeaturesTI Designsprovidethe foundationthat you needThe TIDA-00287is a fully ,testingand designfiles tohub:quicklyevaluateand customizethe Designs Supportsindividualport powercontrolhelpyouaccelerateyourtime to market. ESDprotectionon bothupstreamand downstreamportsDesignResources Operatesas a bus-powereddevice(all powerIEC ESDP rotectionDiodesTPD6E05U06beingsuppliedby the upstreamhost or hub)TUSB8020B2-PortUSBHub Supportsoperationas a and Computersystems DockingstationsASKOur AnalogExperts MonitorsWEBENCH CalculatorTools Set-topboxesspacer1spacer1spacer1spacer1 spacer1spacer1spacer1spacer1spacer1space r1spacer1spacer1spacer1spacer1spacer2spa cer1spacer3spacer1spacer4spacer2spacer5s pacer3spacer4spacer5An IMPORTANTNOTICEat the end of this TI referencedesignaddressesauthorizeduse, intellectualpropertymattersand otherimportantdisclaimersand trademarksare the propertyof Hub ReferenceDesignSubmitDocumentationFeedba ckCopyri

3.3 V 1.1 V Circuit Description www.ti.com 1 Circuit Description The USB 3.0 Hub Design is a two-port USB 3.0 compliant hub. It provides simultaneous SuperSpeed and

Tags:

  Design, Reference, 0 hub reference design

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Transcription of 2-Port USB 3.0 Hub Reference Design - TI.com

1 VTI HubReferenceDesignTI DesignsDesignFeaturesTI Designsprovidethe foundationthat you needThe TIDA-00287is a fully ,testingand designfiles tohub:quicklyevaluateand customizethe Designs Supportsindividualport powercontrolhelpyouaccelerateyourtime to market. ESDprotectionon bothupstreamand downstreamportsDesignResources Operatesas a bus-powereddevice(all powerIEC ESDP rotectionDiodesTPD6E05U06beingsuppliedby the upstreamhost or hub)TUSB8020B2-PortUSBHub Supportsoperationas a and Computersystems DockingstationsASKOur AnalogExperts MonitorsWEBENCH CalculatorTools Set-topboxesspacer1spacer1spacer1spacer1 spacer1spacer1spacer1spacer1spacer1space r1spacer1spacer1spacer1spacer1spacer2spa cer1spacer3spacer1spacer4spacer2spacer5s pacer3spacer4spacer5An IMPORTANTNOTICEat the end of this TI referencedesignaddressesauthorizeduse, intellectualpropertymattersand otherimportantdisclaimersand trademarksare the propertyof Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014.

2 Hub Designis a providessimultaneousSuperSpeedandhigh-sp eed/full-speedconnectionson the upstreamport and providesSuperSpeed,high-speed,full-speed ,or low-speedconnectionson the hub designprovidespowercontrolforeachdownstr eamport and overcurrentprotection2 Theoryof OperationA blockdiagramof the designin Figure1 showsa Hub with a TypeA plug upstreamport andtwo TypeA the designis shownas well as ESDprotectionelementson the upstreamand downstreamsidesof the currentlimitingis providedby two TPS2553(AdjustableCurrent-LimitedPower-D istributionSwitch) TUSB8020 Bis a two port providesSuperSpeedand high/fullspeedconnectionson the also supportsSuperSpeed,high/fullspeedor low-speedconnectionson the upstreamport is connectedto an environmentthat supportsonlyhigh-speedor full-speed/low-speedconnections,SuperSpe edis disabledon the upstreamport is connectedto an environmentthat supportsonly full-speed/low-speedconnections.

3 SuperSpeedand high-speedare bothdisabledon the hub supportsovercurrentprotectionand batterychargingas well as eithergangedswitchingor perport hub is configuredwith the de-assertionof Table1 for the TUSB8020 BPower-onResetSettingsTUSB8020 BFunctionStatusDownstreamport powermanagementEnabledPowercontrolsignal polaritySignalsare activehighPowerport Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014,TexasInstrumentsIncorporatedACTIVE HIGH ENABLE:THIS SETS THE CURRENTLIMIT TO (TYP)FLT_PORT1#EN_PORT1 VBUS_OUT_PORT_1 BOARD_5 VEN_PORT1[P3]FLT_PORT1# [P3]VBUS_OUT_PORT_1 [P4]C4922uF0603U17 TPS2553 SOT23_6IN1 GND2EN3 FAULT# + V+ mainpoweron the boardis 5 V and is suppliedby the showstheconfigurationof the board s 5 V comingfromthe upstreamUSBport is regulateddownto V througha LM3674switchingregulatoris usedto the corevoltageto the 5-V poweris also passedto the TPS2553current-limitingswitchesthat supplypowerto the downstreamportsis providedby two TPS2553(AdjustableCurrent-LimitedPower-D istributionSwitch).

4 Theseswitchesare controlledby the USBhub chip,and haveadjustablecurrentlimitson the designis set for a currentlimit of (typical).Figure3. DownstreamPowerDelivery3 ComponentSelectionAll componentscontainedin this designare chosento providea low-costsolutionwhenpurchasedinlargequan tities,whileminimizingcomponentcountand maintainingperformanceto satisfythe TUSB8020 Bwas chosenas a low cost 2 port and forbothupstreamand be supportedas can be per-portor OTPROMis includedfor custom3rd partyVID/PIDand no specialdriversrequiredfor this Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright @ LDO - designusestwo can be set by an deliver~900mA.

5 Itshouldbe notedthat portscan supplyfar in excessof the port that the hub is pluggedinto can providein excessof A, thenbothdownstreamportswill supportthe full 900 mA of all USBportsis suppliedby the part providesESDprotectionfor 3 differentialpairsat dataspeedsof up to 6 GBpsand has low capacitanceof pF. EachUSBport usesone of thesepartsto protectthe packageallowsforstraightthroughroutingan dis placedas closeto the USBconnectoras ESDprotectionis mainpowerfor the boardis +5 V. This is suppliedfromthe upstreamUSBport voltagesforthe hub are generatedfrom2 (TLV70033)takesthe BOARD_5 Vand regulatesitdownto V (referto Figure4). The TLV70033is an LDOthat is capableof supplying200 mA.

6 U22(LM3674)generatesthe usedfor the showsschematicsof the powersupplycircuitryfor the circuitwas designedusingTI s WebenchDesignTool,and selectedfor the smallPCBfootprintand low TUSB8020 BPowerSupply(TLV70033)Figure5. TUSB8020 BPowerSupply(LM3674) Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, PCBstack-updesignwas chosento accommodatethe 90- impedanceof mils and differentialpair spacingof 5 mils is usedwith this tracesareroutedon the top side of the boardand referencesa solidgroundplanethat is layer2. Layer3 is thepowerlayerand includesthe 5- and bottomside,layer4, is wherethe well as all simplifythe assemblyprocess,all componentsare placedon the topside of the throughFigure11 showthe layoutfor all 4 layersas welllas the silk screensFigure6.

7 Top Layer Routes5 TIDU428 Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014, Layer2 GroundPlaneFigure8. Layer3 PowerPlane(+5 V and + ) Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, BottomSide- + RoutingFigure10. Top SideSilk Screen7 TIDU428 Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014, BottomSideSilk and linesmustbe routedas controlledimpedance, use of vias and 90 degreecornersin the routingof the high-speedlinesreferencea solidgroundplaneand the planeis void of cuts and splitsto be placedin-linewith the high-speedsignaltracestoreducereflection scausedby showsthe PCBstack-upusedfor the Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, MeasuredPerformance5 Verificationand DownstreamPort1 Figure13.

8 DownstreamSignalQualityEye Diagram- Port1 Figure14. DownstreamSignalQualityPlot - Port19 TIDU428 Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014,TexasInstrumentsIncorporatedVerific ationand DownstreamPort2 Figure15. DownstreamSignalQualityEye Diagram- Port2 Figure16. DownstreamSignalQualityPlot - Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, DownstreamPort1 withoutESDP rotectionFigure17. DownstreamSignalQualityEye Diagram- Port1 WithoutESDP rotectionDeviceFigure18. DownstreamSignalQualityPlot - Port1 WithoutESDP rotectionDevice11 TIDU428 Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014,TexasInstrumentsIncorporatedVerific ationand DownstreamPort2 withoutESDP rotectionFigure19.

9 DownstreamSignalQualityEye Diagram- Port2 WithoutESDP rotectionDeviceFigure20. DownstreamSignalQualityPlot - Port2 Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, DownstreamPort1 Figure21. DownstreamCP1 Eye Diagram- Port1 Figure22. DownstreamCP0 Eye Diagram- Port113 TIDU428 Hub ReferenceDesignSubmitDocumentationFeedba ckCopyright 2014,TexasInstrumentsIncorporatedVerific ationand DownstreamPort2 Figure23. DownstreamCP1 Eye Diagram- Port2 Figure24. DownstreamCP0 Eye Diagram- Hub ReferenceDesignTIDU428 November2014 SubmitDocumentationFeedbackCopyright 2014, VI(mA)Rk sectiondiscussesdifferentdesignoptionsth at wereevaluatedfor this projectto give the designerflexibilityto modifythe chosethe TPD6E05U06part to provideESDprotectionon this was also chosendue to itssmallsize,capabilityto provideprotectionof up to 3 differentialpairs,and low using3 singlepackagepartsfor eachUSBconnector(TPD2 EUSB30).

10 This allowsmoreflexibilityin TUSB8020 Bhas an interfacefor an optionalI2C EEPROMor can be usedforstoringvendorinformationand I2C EEPROM like the AT24C04or aSMBUS host can be connectedto the serialinterfacefor this purpose,but is not a designa 24-MHzfundamentalfrequencycrystalwas usedto generatethe clock(CTSF requencyControls#445C25D24M00000).Option ally,a 24-MHzoscillatorcan be usedand connectedto XI pin (pin38). Table2 lists the optionsfor the TUSB8020 Bthat are set at the risingedgeof the Grst#pin (pin 11).Table2. Power-onResetOptionsSignalName(Pin #)DefaultConditionSMBUSz/SS_DN2(pin 22)Pull-Up0 = SMBbusenabled1 = I2C enabledFPMGT/SMBA1/SS_UP(pin 36)Pull-Up0 = downstreampowerswitchingsupported1 = downstreampowerswitchnot supportedPWRCTL_POL/SS_DN1(pin 21)Pull-Down0 = PWRCTL polarityis activehigh1 = PWRCTL polarityis activelowGANGED/SMBA2/HS_UP(pin 35)Pull-Up0 = Individualport powercontrolsupported1 = GangedpowercontrolsupportedPWRCTL/BATEN( pins4 and 6)


Related search queries