Example: barber

Access line ultra-low-power 32-bit MCU Arm® …

This is information on a product in full production. September 2017 DocID027973 Rev 51/119 STM32L011x3 STM32L011x4 Access line ultra-low-power 32-bit MCU Arm -basedCortex -M0+, up to 16KB Flash, 2KB SRAM, 512B EEPROM, ADCD atasheet - production dataFeatures ultra-low-power platform V to V power supply -40 to 125 C temperature range A Standby mode (2 wakeup pins) A Stop mode (16 wakeup lines) A Stop mode + RTC + 2 KB RAM retention Down to 76 A/MHz in Run mode 5 s wakeup time (from Flash memory) 41 A 12-bit ADC conversion at 10 ksps Core: Arm 32-bit Cortex -M0+ From 32 kHz to 32 MHz max. DMIPS/MHz Reset and supply management Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds Ultralow power POR/PDR Programmable voltage detector (PVD) Clock sources 0 to 32 MHz external clock 32 kHz oscillator for RTC with calibration High speed internal 16 MHz factory-trimmed RC

This is information on a product in full production. September 2017 DocID027973 Rev 5 1/119 STM32L011x3 STM32L011x4 Access line ultra-low-power 32-bit MCU Arm®-based Cortex®-M0+, up to 16KB Flash, 2KB SRAM, 512B EEPROM, ADC

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Transcription of Access line ultra-low-power 32-bit MCU Arm® …

1 This is information on a product in full production. September 2017 DocID027973 Rev 51/119 STM32L011x3 STM32L011x4 Access line ultra-low-power 32-bit MCU Arm -basedCortex -M0+, up to 16KB Flash, 2KB SRAM, 512B EEPROM, ADCD atasheet - production dataFeatures ultra-low-power platform V to V power supply -40 to 125 C temperature range A Standby mode (2 wakeup pins) A Stop mode (16 wakeup lines) A Stop mode + RTC + 2 KB RAM retention Down to 76 A/MHz in Run mode 5 s wakeup time (from Flash memory) 41 A 12-bit ADC conversion at 10 ksps Core: Arm 32-bit Cortex -M0+ From 32 kHz to 32 MHz max. DMIPS/MHz Reset and supply management Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds Ultralow power POR/PDR Programmable voltage detector (PVD) Clock sources 0 to 32 MHz external clock 32 kHz oscillator for RTC with calibration High speed internal 16 MHz factory-trimmed RC (+/- 1%) Internal low-power 37 kHz RC Internal multispeed low-power 65 kHz to MHz RC PLL for CPU clock Pre-programmed bootloader USART, SPI supported Development support Serial wire debug supported Up to 28 fast I/Os (23 I/Os 5V tolerant)

2 Memories Up to 16 KB Flash memory with ECC 2 KB RAM 512 B of data EEPROM with ECC 20-byte backup register Sector protection against R/W operation Rich Analog peripherals 12-bit ADC Msps up to 10 channels (down to V) 2x ultra-low-power comparators (window mode and wake up capability, down to V) 5-channel DMA controller, supporting ADC, SPI, I2C, USART, Timers 4x peripherals communication interface 1x USART (ISO 7816, IrDA), 1x UART (low power) 1x SPI 16 Mbits/s 1x I2C (SMBus/PMBus) 7x timers: 1x 16-bit with up to 4 channels, 1x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC and 2x watchdogs (independent/window) CRC calculation unit, 96-bit unique ID All packages are ECOPACK 2 Table 1.

3 Device summaryReferencePart numberSTM32L011x3 STM32L011G3, STM32L011K3, STM32L011E3, STM32L011F3, STM32L011D3 STM32L011x4 STM32L011G4, STM32L011K4, STM32L011E4, STM32L011F4, STM32L011D4 UFQFPN20 3x3 mmUFQFPN28 4x4 mmUFQFPN32 5x5 mmLQFP327x7 mmTSSOP14/20169 Rev 5 Contents1 Introduction .. 92 Description .. overview .. device continuum .. 133 Functional overview .. modes .. matrix .. Cortex -M0+ core .. and supply management .. supply schemes .. supply supervisor .. regulator .. modes .. management .. real-time clock and backup registers .. inputs/outputs (GPIOs) .. memory Access (DMA).

4 Converter (ADC) .. sensor .. voltage reference (VREFINT) .. comparators and reference voltage .. configuration controller .. and watchdogs .. timers (TIM2, TIM21) .. Timer (LPTIM) .. timer .. watchdog (IWDG) .. watchdog (WWDG) .. interfaces .. 29 DocID027973 Rev 53/119 STM32L011x3 bus .. synchronous/asynchronous receiver transmitter (USART) .. universal asynchronous receiver transmitter (LPUART) .. peripheral interface (SPI) .. redundancy check (CRC) calculation unit .. wire debug port (SW-DP) .. 324 Pin descriptions .. 335 Memory mapping .. 436 Electrical characteristics.

5 Conditions .. and maximum values .. values .. curves .. capacitor .. input voltage .. supply scheme .. consumption measurement .. maximum ratings .. conditions .. operating conditions .. reset and power control block characteristics .. internal reference voltage .. current characteristics .. time from low-power mode .. clock source characteristics .. clock source characteristics .. characteristics .. characteristics .. characteristics .. sensitivity characteristics .. current injection characteristics .. port characteristics .. pin characteristics .. ADC characteristics.

6 80 ContentsSTM32L011x3/44/119 DocID027973 Rev sensor characteristics .. characteristics .. interfaces .. 877 Package information .. package information .. package information .. package information .. 4 x 4 mm package information .. package information .. package information .. package information .. characteristics .. document .. 1148 Ordering information .. 1159 Revision history .. 116 DocID027973 Rev 55/119 STM32L011x3/4 List of tables6 List of tablesTable summary .. 1 Table STM32L011x3/x4 device features and peripheral counts.. 11 Table depending on the operating power supply range.

7 16 Table frequency range depending on dynamic voltage scaling .. 16 Table depending on the working mode(from Run/active down to standby) .. 17 Table peripherals interconnect matrix .. 19 Table feature comparison .. 27 Table of I2C analog and digital filters .. 29 Table I2C implementation .. 30 Table implementation .. 30 Table implementation.. 31 Table used in the pinout table .. 36 Table definitions .. 37 Table functions .. 41 Table characteristics .. 46 Table characteristics .. 47 Table characteristics.. 47 Table operating conditions .. 48 Table reset and power control block characteristics.. 49 Table internal reference voltage calibration values.

8 51 Table internal reference voltage .. 51 Table consumption in Run mode, code with data processing running from Flash.. 53 Table consumption in Run mode vs code type, code with data processing running from Flash .. 53 Table consumption in Run mode, code with data processing running from RAM .. 55 Table consumption in Run mode vs code type, code with data processing running from RAM .. 55 Table consumption in Sleep mode .. 56 Table consumption in Low-power Run mode .. 57 Table consumption in Low-power Sleep mode .. 58 Table and maximum current consumptions in Stop mode .. 59 Table and maximum current consumptions in Standby mode.

9 60 Table current consumption during wakeup .. 60 Table current consumption in run or Sleep mode .. 61 Table current consumption in Stop and Standby mode .. 62 Table mode wakeup timings .. 62 Table external user clock characteristics.. 64 Table external user clock characteristics .. 65 Table oscillator characteristics .. 66 Table MHz HSI16 oscillator characteristics .. 67 Table oscillator characteristics .. 68 Table oscillator characteristics .. 68 Table characteristics .. 69 Table and hardware registers .. 70 Table memory and data EEPROM characteristics .. 71 Table memory and data EEPROM endurance and retention.

10 71 Table characteristics .. 72 List of tablesSTM32L011x3/46/119 DocID027973 Rev 5 Table characteristics .. 73 Table absolute maximum ratings .. 73 Table sensitivities .. 74 Table current injection susceptibility .. 74 Table static characteristics .. 75 Table voltage characteristics .. 77 Table AC characteristics .. 78 Table pin characteristics .. 79 Table characteristics .. 80 Table max for fADC = 16 MHz .. 82 Table accuracy .. 82 Table sensor calibration values.. 84 Table sensor characteristics .. 84 Table 1 characteristics .. 85 Table 2 characteristics .. 85 Table characteristics .. 86 Table analog filter characteristics.


Related search queries