Example: bachelor of science

MC1455, MC1455B, NCV1455B Timers - ON Semiconductor

mc1455 , mc1455b , NCV1455B . Timers The mc1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode, time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two MARKING. external resistors and one capacitor. The circuit may be triggered and DIAGRAMS. reset on falling waveforms, and the output structure can source or sink up to 200 mA or drive TTL circuits. 8. SOIC 8 1455x Features 8 D SUFFIX ALYW. CASE 751 G. Direct Replacement for NE555 Timers 1. 1. Timing from Microseconds through Hours Operates in Both Astable and Monostable Modes 8. Adjustable Duty Cycle PDIP 8 MC1455yyy High Current Output Can Source or Sink 200 mA P1 SUFFIX AWL.

MC1455, MC1455B, NCV1455B http://onsemi.com 5 Figure 13. Representative Circuit Schematic 100 Threshold Comparator Trigger Comparator Flip-Flop Output

Tags:

  Timer, Mc1455, Mc1455b, Ncv1455b timers, Ncv1455b

Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Transcription of MC1455, MC1455B, NCV1455B Timers - ON Semiconductor

1 mc1455 , mc1455b , NCV1455B . Timers The mc1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode, time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two MARKING. external resistors and one capacitor. The circuit may be triggered and DIAGRAMS. reset on falling waveforms, and the output structure can source or sink up to 200 mA or drive TTL circuits. 8. SOIC 8 1455x Features 8 D SUFFIX ALYW. CASE 751 G. Direct Replacement for NE555 Timers 1. 1. Timing from Microseconds through Hours Operates in Both Astable and Monostable Modes 8. Adjustable Duty Cycle PDIP 8 MC1455yyy High Current Output Can Source or Sink 200 mA P1 SUFFIX AWL.

2 Output Can Drive TTL 8 CASE 626 YYWWG. 1. Temperature Stability of per C 1. Normally ON or Normally OFF Output x = B or V. Pb Free Packages are Available yyy = BP1 or P1. A = Assembly Location L = Wafer Lot Y, YY = Year k W, WW = Work Week Load MT2. G or G = Pb Free Package 3 8. 117 Vac/60 Hz 4 6 G MT1. 10 k R 20 M. 2 mc1455 7 ORDERING INFORMATION. 5. mF mF mF C See detailed ordering and shipping information in the package 1 dimensions section on page 9 of this data sheet. -10 V 1N4003. k - t = ; R and C = 22 sec 1N4740 10 mF. 250 V + VCC. Time delay (t) is variable by ICC. VR. changing R and C (see Figure 16). Reset 4 8. Figure 1. 22 Second Solid State Time Delay Relay Circuit 7. 700. 5 VCC. +. VCC mF Control Discharge Voltage mc1455 . 8 3 Threshold VS. 5k Output 6 k 6 7 Ith Threshold + Discharge VO ISink GND Trigger Comp Flip ISource 1 2. 5 A. Control Voltage - R Flop 5k Q.

3 3. + S Inhibit/ Output Test circuit for measuring DC parameters (to set output and measure 2 Comp Reset parameters): Trigger -B a) When VS w 2/3 VCC, VO is low. 5k b) When VS v 1/3 VCC, VO is high. c) When VO is low, Pin 7 sinks current. To test for Reset, set VO. 1 4 c) high, apply Reset voltage, and test for current flowing into Pin 7. c) When Reset is not in use, it should be tied to VCC. GND Reset Figure 2. Representative Block Diagram Figure 3. General Test Circuit Semiconductor Components Industries, LLC, 2009 1 Publication Order Number: December, 2009 Rev. 10 mc1455 /D. mc1455 , mc1455b , NCV1455B . MAXIMUM RATINGS (TA = +25 C, unless otherwise noted.). Rating Symbol Value Unit Power Supply Voltage VCC +18 Vdc Discharge Current (Pin 7) I7 200 mA. Power Dissipation (Package Limitation). P1 Suffix, Plastic Package PD 625 mW. Derate above TA = +25 C mW/ C. D Suffix, Plastic Package PD 625 mW.

4 Derate above TA = +25 C 160 C/W. Operating Temperature Range (Ambient) TA C. mc1455b 40 to +85. mc1455 0 to +70. NCV1455B 40 to +125. Maximum Operating Die Junction Temperature TJ +150 C. Storage Temperature Range Tstg 65 to +150 C. Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. ELECTRICAL CHARACTERISTICS (TA = +25 C, VCC = + V to +15 V, unless otherwise noted.). Characteristics Symbol Min Typ Max Unit Operating Supply Voltage Range VCC 16 V. Supply Current ICC mA. VCC = V, RL = R VCC = 15 V, RL = R, Low State (Note 1) 10 15. Timing Error (R = kW to 100 kW) (Note 2). Initial Accuracy C = mF %. Drift with Temperature 50 PPM/ C. Drift with Supply Voltage %/V.

5 Threshold Voltage/Supply Voltage Vth/VCC 2/3 . Trigger Voltage VT V. VCC = 15 V . VCC = V . Trigger Current IT mA. Reset Voltage VR V. Reset Current IR mA. Threshold Current (Note 3) Ith mA. Discharge Leakage Current (Pin 7) Idischg 100 nA. Control Voltage Level VCL V. VCC = 15 V 10 11. VCC = V Output Voltage Low VOL V. ISink = 10 mA (VCC = 15 V) ISink = 50 mA (VCC = 15 V) ISink = 100 mA (VCC = 15 V) ISink = 200 mA (VCC = 15 V) . ISink = mA (VCC = V) . ISink = mA (VCC = V) Output Voltage High VOH V. VCC = 15 V (ISource = 200 mA) . VCC = 15 V (ISource = 100 mA) . VCC = V (ISource = 100 mA) . Rise Time Differential Output tr 100 ns Fall Time Differential Output tf 100 ns 1. Supply current when output is high is typically mA less. 2. Tested at VCC = V and VCC = 15 V Monostable mode. 3. This will determine the maximum value of RA + RB for 15 V operation. The maximum total R = 20 MW.

6 4. Tlow = 0 C for mc1455 , Tlow = 40 C for mc1455b , NCV1455B . Thigh = +70 C for mc1455 , Thigh = +85 C for mc1455b , Thigh = +125 C for NCV1455B . 5. NCV prefix is for Automotive and other applications requiring site and change control. 2. mc1455 , mc1455b , NCV1455B . 150 10. 125 25 C. ICC , SUPPLY CURRENT (mA). PW, PULSE WIDTH (ns min). 100. 75 0 C. 50 25 C. 70 C. 25 0 0. 0 10 15. VT (min), MINIMUM TRIGGER VOLTAGE (x VCC = Vdc) VCC, SUPPLY VOLTAGE (Vdc). Figure 4. Trigger Pulse Width Figure 5. Supply Current 10. VOL, LOW OUTPUT VOLTAGE (Vdc). 25 C. 25 C. VCC -VOH (Vdc). V VCC 15 V. 0 10 20 50 100 10 20 50 100. ISource (mA) ISink (mA). Figure 6. High Output Voltage Figure 7. Low Output Voltage @ VCC = Vdc 10 10. VOL, LOW OUTPUT VOLTAGE (Vdc). VOL, LOW OUTPUT VOLTAGE (Vdc). 25 C. 25 C. 10 20 50 100 10 20 50 100. ISink (mA) ISink (mA). Figure 8. Low Output Voltage Figure 9.

7 Low Output Voltage @ VCC = 10 Vdc @ VCC = 15 Vdc 3. mc1455 , mc1455b , NCV1455B . t d, DELAY TIME NORMALIZED. t d, DELAY TIME NORMALIZED. 0 10 15 20 - 75 - 50 - 25 0 25 50 75 100 125. VCC, SUPPLY VOLTAGE (Vdc) TA, AMBIENT TEMPERATURE ( C). Figure 10. Delay Time versus Supply Voltage Figure 11. Delay Time versus Temperature 300. t pd , PROPAGATION DELAY TIME (ns). 250. 200. 150. 0 C. 100. 70 C 25 C. 50. 0. 0 VT (min), MINIMUM TRIGGER VOLTAGE (x VCC = Vdc). Figure 12. Propagation Delay versus Trigger Voltage 4. mc1455 , mc1455b , NCV1455B . Control Voltage Threshold Trigger Flip-Flop Output Comparator Comparator VCC. k 830 k k k k Threshold k k 10 k Output cb c b k e k Trigger Reset 220. Reset 100 k k k Discharge Discharge GND 100. Figure 13. Representative Circuit Schematic GENERAL OPERATION. The mc1455 is a monolithic timing circuit which uses an has been triggered by an input signal, it cannot be retriggered external resistor capacitor network as its timing element.

8 It until the present timing period has been completed. The time can be used in both the monostable (one shot) and astable that the output is high is given by the equation t = RA C. modes with frequency and duty cycle controlled by the Various combinations of R and C and their associated times capacitor and resistor values. While the timing is dependent are shown in Figure 16. The trigger pulse width must be less upon the external passive components, the monolithic circuit than the timing period. provides the starting circuit, voltage comparison and other A reset pin is provided to discharge the capacitor, thus functions needed for a complete timing circuit. Internal to the interrupting the timing cycle. As long as the reset pin is low, integrated circuit are two comparators, one for the input the capacitor discharge transistor is turned on and prevents signal and the other for capacitor voltage; also a flip flop and the capacitor from charging.

9 While the reset voltage is applied digital output are included. The comparator reference the digital output will remain the same. The reset pin should voltages are always a fixed ratio of the supply voltage thus be tied to the supply voltage when not in use. providing output timing independent of supply voltage. +VCC ( V to 15 V). Monostable Mode In the monostable mode, a capacitor and a single resistor are used for the timing network. Both the threshold terminal Reset VCC RA. RL. and the discharge transistor terminal are connected together 4 8. Discharge in this mode (refer to circuit in Figure 14). When the input Output 7. voltage to the trigger comparator falls below 1/3 VCC, the 3. comparator output triggers the flip flop so that its output sets mc1455 . 6. low. This turns the capacitor discharge transistor off and RL 2 Threshold C. 5. drives the digital output to the high state.

10 This condition Trigger Control allows the capacitor to charge at an exponential rate which is Voltage 1 mF. set by the RC time constant. When the capacitor voltage reaches 2/3 VCC, the threshold comparator resets the flip flop. This action discharges the timing capacitor and Figure 14. Monostable Circuit returns the digital output to the low state. Once the flip flop 5. mc1455 , mc1455b , NCV1455B . 100. 10. C, CAPACITANCE ( F). t = 50 ms/cm 10 ms 100 ms ms 10 ms 100 ms 10 100. (RA = 10 kW, C = mF, RL = kW, VCC = 15 V) td, TIME DELAY (s). Figure 15. Monostable Waveforms Figure 16. Time Delay +VCC ( V to 15 V). Reset VCC RA. RL. 4 8. Output 7 Discharge 3 6 Threshold mc1455 RB. Trigger 5. 2 Control RL. Voltage 1 C. t = 20 ms/cm (RA = kW, C = mF, RL = kW; RB = kW, VCC = 15 V). Figure 17. Astable Circuit Figure 18. Astable Waveforms Astable Mode In the astable mode the timer is connected so that it will To obtain the maximum duty cycle RA must be as small as retrigger itself and cause the capacitor voltage to oscillate possible; but it must also be large enough to limit the between 1/3 VCC and 2/3 VCC.


Related search queries