AHB Testbench User's Guide - Pulse Logic

← Back to document page

Verilog AHB TestbenchUser's GuideDocument version: date: March 2010Pulse : Logic and Electronic SystemsDesign Company Verilog AHB TestbenchTable of Contents1. AHB Bus Testbench Introduction ........................................ ........................................ ....................32. How To Use This How To Download The Testbench Limitations Of AHB AHBMaster AHBSlave AHBSlaveDummy AHBDecoder AHBArbiter Module ........................................ ........................................ ......................................12 10. AHBMasterToSlave AHBSlaveToMaster AHBMasterToArbiter Logic Page: 2Verilog AHB Testbench1. AHB Bus Testbench Introduction The AHB bus Testbench is written in Verilog-2001 HDL language.

Verilog AHB Testbench 5. AHBMaster Module The AHBMaster module implements functionality of AHB master device. It is able to initiate transfers on AHB bus and write or read data from AHB slaves.

  Guide, User, Testbench user s guide, Testbench